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ABSTRACT 
  As semiconductor devices become more densely integrated on a single chip, complexity of packaging 
has also increased accordingly, which induces signal integrity and power integrity (SI/PI) issues. In order 
to efficiently capture the behavior of interconnects and address the SI/PI problems, fast and accurate 
modeling is required. In past research, I have investigated a fast transient simulation algorithm called 
the Latency Insertion Method (LIM) and, based on its developed a novel circuit simulator called 
Alternating Direction Explicit LIM (ADE-LIM). This thesis reports on the simulation of circuit models for 
different structures including transmission lines and power distribution networks (PDNs), using LIM and 
ADE-LIM to have been simulated using the simulator to study multiple SI/PI problems. In addition, 
Monte Carlo simulation has been investigated to study the effect of random variation of circuit 
parameter on signal output. Correlation between  
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CHAPTER 1 INTRODUCTION 
 
  As predicted by Moore’s law, the number of transistors on integrated circuits (IC) doubles every two 
years to incorporate more functionality. IC chips are designed to operate at microwave frequencies to 
meet the need for higher data transmission speed. As such, very large current is supplied to the circuit 
instantaneously which results in very serious power integrity issues such as power supply level 
fluctuations. Supply voltage fluctuations caused by self-inductance in distribution lines could lead to 
logic malfunction and adversely affect the reliability of the chip [11]. Solutions to minimize the noise 
includes adding decoupling capacitors to serve as a charge reservoir or using multiple power and ground 
pins. Voltage drop across resistance (IR drop) caused by finite resistance of interconnects and planes is 
yet another significant issue. Because of IR drop, a perfect ground or a power supply can no longer be 
assumed in the design. In order to deal with these issues, a tool that is able to efficiently characterize 
and simulate the power distribution network is needed. The Latency Insertion Method [1] is such an 
algorithm that is very suitable for power plane simulations. 
  The remainder of this thesis is organized as follows. In Chapter 2, the basic topology and formulation 
together with a semi-implicit version of LIM are introduced. Stability analysis shows that LIM is 
conditionally stable, which provides a motivation for the introduction of an unconditionally stable 
scheme. Formulation as well as numerical stability of Alternating Direction Explicit LIM (ADE-LIM) is 
therefore discussed. Transient solutions from LIM and ADM-LIM are compared with the solution 
generated by commercial simulation tools to verify the accuracy of the algorithms. Techniques of 
modeling a power distribution network (PDNs) are discussed in Chapter 3. A real PDN transient 
simulation example is provided afterwards. Motivation for investigating Monte Carlo simulation is 
discussed in Chapter 4. A distributed element model of a transmission line with randomly varying 
resistance and capacitance is simulated. Based on the simulated solution, we observe that randomness 
can move between the system and the signal. Chapter 5 draws a conclusions and offers a brief plan for 
future research.   
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CHAPTER 2 LATENCY INSERTION METHOD (LIM) 
 
  The Latency Insertion Method is a transient simulation algorithm that is formulated to solve large 
circuit networks very efficiently. Similar to the Finite Difference Time Domain (FDTD) method in 
electromagnetics, LIM also uses a leapfrog scheme that updates voltage and current alternately. The 
main advantage of LIM over other commercialized simulation algorithms such as SPICE is that it exhibits 
linear computational complexity. The simulation time can be shortened significantly when LIM is applied 
instead of SPICE to simulate very large circuits with millions of nodes.     
2.1 Basic Topology and Formulation 
 
  LIM has two types of basic topology: the branch topology (Fig. 2.1) and the node topology (Fig. 2.2). 
Each branch consists of a combination of a voltage source, an inductor and a resistor in series.  
 
Figure 2.1 Branch Topology 
  Applying Kirchhoff’s voltage law on the branch topology, we get: 
𝑉𝑖
𝑛+1/2
− 𝑉𝑗
𝑛+
1
2 = 𝐿𝑖𝑗 (
𝐼𝑖𝑗
𝑛+1 − 𝐼𝑖𝑗
𝑛
Δ𝑡
) + 𝑅𝑖𝑗 (
𝐼𝑖𝑗
𝑛+1 + 𝐼𝑖𝑗
𝑛
2
) − 𝐸𝑖𝑗
𝑛+
1
2                         (2.1)  
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   Each node consists of a parallel combination of a current source, a conductance, and a capacitor to 
ground. 
 
Figure 2.2 Node Topology 
  Applying Kirchhoff’s current law on the node topology, we get: 
𝐶𝑖 (
𝑉𝑖
𝑛+1/2
− 𝑉𝑗
𝑛−1/2
Δ𝑡
) + 𝐺𝑖 (
𝑉𝑖
𝑛+1/2
+ 𝑉𝑗
𝑛−1/2
2
) − 𝐻𝑖
𝑛 = − ∑ 𝐼𝑖𝑘
𝑛
𝑀𝑖
𝑘=1
                     (2.2) 
  The time variable is discretized. For both equations, the superscript of all variables represents the time 
step of the variable whereas the subscript represents the node index associated with the variable. Δ𝑡 is 
the step size used to run the simulation. 
  This pair of equations above can be written in matrix form to get the semi-implicit scheme of LIM: 
𝑣𝑛+1/2 = (
𝐶
Δ𝑡
+
𝐺
2
)
−1
[(
𝐶
Δ𝑡
−
𝐺
2
) 𝑣𝑛−1/2 + ℎ𝑛 − 𝑀𝑖𝑛]                                 (2.3) 
𝑖𝑛+1/2 = (
𝐿
Δ𝑡
+
𝑅
2
)
−1
[(
𝐿
Δ𝑡
−
𝑅
2
) 𝑖𝑛 + 𝑒𝑛+1/2 + 𝑀𝑇𝑣𝑛+1/2]                            (2.4) 
  At each time step, we apply this pair of equations in an alternating manner to compute the voltage at 
all nodes and current in all branches. 
  For the matrix formulation, the superscript again represents the time step of the respective variable. 
Table 2.1 what each variable denotes and the size of each matrix.  
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Table 2.1   Matrix Definition 
Matrix Representation Size 
𝑅 Resistance in each branch 𝑁𝑏 ×  𝑁𝑏 
𝐿 Capacitance in each branch 𝑁𝑏 ×  𝑁𝑏 
𝐺 Conductance at each node 𝑁𝑛 ×  𝑁𝑛 
𝐶 Capacitance at each node 𝑁𝑛 ×  𝑁𝑛 
𝑣 Voltage at each node 𝑁𝑛/step 
𝑖 Current in each branch 𝑁𝑏/step 
𝑒 Voltage source value in each node 𝑁𝑛/step 
ℎ Current source value in each branch 𝑁𝑏/step 
 
  In addition, 𝑀 is the incident matrix which indicates the direction of current flow. The size of the 
incident matrix is 𝑁𝑛 ×  𝑁𝑏. The detailed definition is as follows: 
 𝑀𝑖𝑗 = 1, if branch current is flowing from node i to node j. 
 𝑀𝑖𝑗 = −1, if branch current is flowing from node j to node i. 
 𝑀𝑖𝑗 = 0, if node i and node j are not directly connected. 
 
2.2 Stability Analysis of LIM 
 
  Stability and accuracy of results are both very important criteria for good simulation. Since LIM is based 
on an explicit finite difference method, a constraint similar to Courant–Friedrichs–Lewy (CFL) condition 
is imposed on the time step: 
Δ𝑡𝑚𝑎𝑥 =  √𝐿𝑚𝑖𝑛𝐶𝑚𝑖𝑛                                                               (2.5) 
  We can use the amplification matrix to predict the numerical stability of the solution [1]. The 
amplification matrix can be computed as: 
𝐴 =  [
𝐴11 𝐴12
𝐴21 𝐴22
] = [
𝑃+𝑃− −𝑃+𝑀
𝑄+𝑀
𝑇𝑃+𝑃− 𝑄+𝑄− − 𝑄+𝑀
𝑇𝑃+𝑀
]                           (2.6) 
where we define: 
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𝑃+ = (
𝐶
Δ𝑡
+
𝐺
2
)
−1
         𝑃− = (
𝐶
Δ𝑡
−
𝐺
2
)                                           (2.7) 
𝑄+ = (
𝐿
Δ𝑡
+
𝑅
2
)
−1
         𝑄− = (
𝐿
Δ𝑡
−
𝑅
2
)                                           (2.8) 
  A spectral radius of amplification matrix shows how the solution will grow. Spectral radius can be 
calculated as the largest absolute eigenvalue of the amplification matrix. The criterion for stability is [3]: 
{
𝑆𝑡𝑎𝑏𝑙𝑒, 𝑖𝑓 𝜌([𝐴]) < 1
𝑁𝑒𝑢𝑡𝑟𝑎𝑙 𝑆𝑡𝑎𝑏𝑙𝑒, 𝑖𝑓 𝜌([𝐴]) = 1
𝑈𝑛𝑠𝑡𝑎𝑏𝑙𝑒, 𝑖𝑓 𝜌([𝐴]) > 1  
                                              (2.9) 
  As we can see in Fig. 2.3, when we sweep the time step around the stability condition, the spectral 
radius first decreases then increases to exceed unity. A spectral radius larger than one will lead to an 
unstable solution. That means that when using LIM for simulation, in order to obtain stable results, the 
time step Δ𝑡 needs to be chosen such that the spectral radius of the amplification matrix is strictly less 
than unity. Smaller step size will slow down the simulation and make algorithm less efficient.  
 
Figure 2.3 Spectral Radius of Amplification Matrix for LIM 
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2.3 Alternating Direction Explicit Latency Insertion Method (ADE-LIM) 
 
  ADE-LIM is therefore developed to bypass the time step constraint [3]. Assuming the resolution is 
maintained, the time step selected can be greater than the CFL condition without compromising the 
stability. ADE is a finite-difference method for solving the PDEs. There are two versions of ADE method: 
the average version and the alternating-direction version. Each version has two procedures in each time 
step. The updating directions are also considered in each procedure. Figure 2.4 illustrates the updating 
process and directions of the ADE method. Panels (a) and (b) show the right and left direction updates 
for the average version. Panels (c) and (d) show the right and left direction updates in the alternating 
direction version. Panels (e) and (f) show the left and right direction updates in the proposed scheme.    
 
Figure 2.4 Updating process and directions of the ADE method [3] 
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  Several variables need to be redefined before we discuss the algorithmic flow. First, the definition of 
incidence matrix is split into negative and positive M matrices to better suit the ADE-LIM formulation.  
[𝑀−]𝑖𝑗 = {
−1, 𝑖𝑓 𝑏𝑟𝑎𝑛𝑐ℎ 𝑐𝑢𝑟𝑟𝑒𝑛𝑡 𝑖𝑠 𝑓𝑙𝑜𝑤𝑖𝑛𝑔 𝑓𝑟𝑜𝑚 𝑛𝑜𝑑𝑒 𝑗 𝑡𝑜 𝑛𝑜𝑑𝑒 𝑖
0, 𝑜𝑡ℎ𝑒𝑟𝑤𝑖𝑠𝑒
               (2.10) 
[𝑀+]𝑖𝑗 = {
1, 𝑖𝑓 𝑏𝑟𝑎𝑛𝑐ℎ 𝑐𝑢𝑟𝑟𝑒𝑛𝑡 𝑖𝑠 𝑓𝑙𝑜𝑤𝑖𝑛𝑔 𝑓𝑟𝑜𝑚 𝑛𝑜𝑑𝑒 𝑖 𝑡𝑜 𝑛𝑜𝑑𝑒 𝑗
0, 𝑜𝑡ℎ𝑒𝑟𝑤𝑖𝑠𝑒
               (2.11) 
  Equation (2.12) is used for node voltage update in the positive direction.  
[𝑃1]{𝑥𝑃}
𝑛+1 = [𝑃2]{𝑥}
𝑛 + [𝑃3]{𝑏}
𝑛+1                                                     (2.12) 
  In this equation, voltage {𝑣} and current {𝑖} vectors are vertically concatenated to form the {𝑥} vector. 
Similarly, the voltage source {𝑒} and current source vectors {ℎ} vectors are also vertically concatenated 
to form the {𝑏} vector. The superscripts again represent the discrete time step whereas the subscripts 𝑝 
and 𝑛 denote the positive and negative direction values respectively. 
  After the computation in equation (2.12) is done, the updated voltage vector is extracted from vector 
{𝑥𝑃}
𝑛+1 and used as {𝑣𝑝}
𝑛+1
 in equation (2.13) to update the positive direction current vector {𝑖𝑝}
𝑛+1
.  
[𝑄+]{𝑖𝑝}
𝑛+1
=  [𝑄−]{𝑖}
𝑛 + {𝑒}𝑛+1 − [𝑀]𝑇{𝑣𝑝}
𝑛+1
                                     (2.13) 
  The coefficients are defined as follows:  
[𝑃1] =  [
[𝑃+] + [𝑀−][𝑄+]
−1[𝑀]𝑇 [0]
−[𝑀]𝑇 [𝑄+]
]                                            (2.14) 
[𝑃2] =  [
[𝑃−] −[𝑀−][𝑄+]
−1[𝑄−] − [𝑀+]
[0] [𝑄−]
]                                          (2.15) 
[𝑃3] =  [
[𝐼] −[𝑀−][𝑄+]
−1
[0] [𝐼]
]                                                       (2.16) 
{𝑥} = [
{𝑣}
{𝑖}
],         {𝑏} = [
{ℎ}
{𝑒}
]                                                      (2.17) 
[𝑃+] =  
1
Δ𝑡
[𝐶] + [𝐺],           [𝑃−] =  
1
Δ𝑡
[𝐶]                                              (2.18) 
[𝑄+] =  
1
Δ𝑡
[𝐿] + [𝑅],           [𝑄−] =  
1
Δ𝑡
[𝐿]                                             (2.19) 
8 
 
  Equation (2.20) is used for node voltage update in the negative direction. The updated vector {𝑥𝑃}
𝑛+1 
from equation (2.12) is also used here.   
[𝑁1]{𝑥𝑛}
𝑛+1 = [𝑁2]{𝑥}
𝑛 + [𝑁3]{𝑏}
𝑛+1 + [𝑁4]{𝑥𝑃}
𝑛+1                                            (2.20) 
  Similar to equation (2.13), after the computation in equation (2.20) is done, the updated voltage vector 
is extracted from vector {𝑥𝑛}
𝑛+1 and used as {𝑣𝑛}
𝑛+1 in equation (2.21) to update the positive direction 
current vector {𝑖𝑛}
𝑛+1.  
[𝑄+]{𝑖𝑛}
𝑛+1 =  [𝑄−]{𝑖}
𝑛 + {𝑒}𝑛+1 − [𝑀]𝑇{𝑣𝑛}
𝑛+1                                      (2.21) 
The coefficients are defined as follows: 
[𝑁1] =  [
[𝑃+] + [𝑀+][𝑄+]
−1[𝑀]𝑇 [0]
−[𝑀]𝑇 [𝑄+]
]                                             (2.22) 
[𝑁2] =  [
[𝑃−] −[𝑀+][𝑄+]
−1[𝑄−]
[0] [𝑄−]
]                                                 (2.23) 
[𝑁3] =  [
[𝐼] −[𝑀+][𝑄+]
−1
[0] [𝐼]
]                                                      (2.24) 
[𝑁4] =  [
[0] −[𝑀−]
[0] [0]
]                                                             (2.25) 
  The final node voltage and branch current values at each time step are the average of positive direction 
and negative direction values, i.e. 
{𝑣}𝑛+1 =
{𝑣𝑛}
𝑛+1 + {𝑣𝑝}
𝑛+1
2
,             {𝑖}𝑛+1 =
{𝑖𝑛}
𝑛+1 + {𝑖𝑝}
𝑛+1
2
                          (2.26) 
9 
 
  In order to give a better idea for implementing ADE-LIM, an algorithmic flow is provided below: 
  Next, our goal is to show that ADE-LIM is unconditionally stable. Unconditional stability can be proven 
by showing that the spectral radius of the amplification matrix is always less than unity (Fig. 2.5), 
regardless the size of time step. The amplification matrix for ADE-LIM can be computed as: 
[𝐴𝐴𝐷𝐸] = [𝑁1]
−1([𝑁2] + [𝑁4][𝑃1]
−1[𝑃2])                                         (2.27) 
while (n ≤ TSTOP): 
 n ← n + 1; 
/* Updating process in a positive direction (1st Procedure) */ 
for each (nodes):  
Update node voltage in a positive direction by using (2.12); 
for each (branches):  
Update branch current by using (2.13); 
/* Updating process in a negative direction (2nd Procedure) */ 
for each (nodes):  
Update node voltage in a negative direction by using (2.20); 
for each (branches):  
Update branch current by using (2.21); 
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Figure 2.5 Spectral Radius of Amplification Matrix for ADE-LIM 
 
   The actual transient simulation also proves that the time step of ADE-LIM is not restricted by the CFL 
condition. When the time step chosen exceeds the stability condition, solution from LIM has significant 
oscillation (Fig 2.5). In contrast, when the same time step is used in ADE-LIM, the solution obtained is 
still stable and accurate (Fig. 2.7). Using larger time step will speed up the simulation significantly for 
longer transient problems. 
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Figure 2.6 ADE-LIM and HSPICE Step Size Exceeding CFL  
 
Figure 2.7 LIM Step Size Exceeding CFL 
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2.4 Simulation Example 
 
  In order to verify the accuracy of the solution generated by LIM, we run transient simulation on a 
simple rectangular mesh network as shown Fig. 2.8. The distributed model for a lossy transmission line 
can be easily fitted in the basic LIM topology as each branch consists of a series combination of inductor 
and resistor whereas each node has shunt capacitance and conductance to ground. This model can later 
be expanded to model a power plane. 
 
Figure 2.8 Schematics of Simulated Circuit 
 
  In order to compare the simulation result with HSPICE, we incorporated the function in MATLAB that 
could generate an equivalent HSPICE netlist during the LIM simulation. A copy of the HSPICE netlist can 
be viewed in Appendix A. After running the simulation in HSPICE, the output data is imported and 
plotted together with the result from LIM and ADE-LIM. Figure 2.9 shows the voltage at Node 1 as a 
function of time and Fig. 2.10 shows the voltage at Node 6 as a function of time.  
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Figure 2.9 Voltage at Node 1 
 
Figure 2.10 Voltage at Node 6 
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2.5 Algorithmic Analysis of ADE-LIM 
 
  Upon a closer look into the algorithm, it was found that ADE-LIM has several drawbacks. First of all, 
ADE-LIM needs to update the voltage and current in both positive and negative directions as illustrated 
in Fig. 2.11. It is essentially a four step process as compared to LIM which is a two-step process. In 
addition, when analyzing the payload of the algorithm, we can see that the equation is more complex 
and involves more computation to get the solution. In order to achieve the advantage in speed over LIM, 
ADE-LIM needs to use a time step that is 4 to 5 times larger than the time step for LIM. However, with 
such a large time step, the assumption that the resolution will be good enough to generate an accurate 
solution may not hold. More importantly, the numerical solution from ADE-LIM can be inaccurate at 
times. In this plot, we can see that ADE-LIM underestimates the magnitude of ripples in the transient 
solution at the near end of a transmission line. The relative error is 6.35% and the accuracy of ADE-LIM is 
therefore questionable.   
 
Figure 2.11 Compare ADE-LIM solution with LIM and ADS  
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CHAPTER 3 POWER DISTRIBUTION NETWORKS (PDN) 
 
3.1 Background 
 
  In today's very large scale integrated circuits (VLSI), transistors become smaller to allow more 
components to be integrated on a smaller chip. Scaling of CMOS drives the required supply voltages 
increasingly lower. The required supply impedance decreases to the scale of mΩ. Impedance at such a 
low level is hard to achieve across the entire frequency spectrum [7]. As such, supply voltages will be 
fluctuating across the circuit board. Simultaneous switching noise (SSN) has become a critical concern 
for the recent low-voltage PDN. Due to low voltage supply level and large number of devices in the 
circuit, a huge amount of current is injected into the circuit simultaneously, sometimes in the order of 
100 A. This will cause significant voltage drop (IR drop) on the grid. While a drop in voltage across the 
network may prevent devices from switching [9], high voltage fluctuations may also lead to undesired 
switching. These effects may limit the reliability and performance of the system.  
  To estimate these effects accurately, an equivalent circuit model and an efficient algorithm that can 
simulate the circuit accurately are required. The Latency Insertion Method (LIM) that has been discussed 
previously turns out to be a very suitable algorithm for PDN simulation. 
 
3.2 Power Plane Model Extraction 
 
  Since the power plane is a major component of PDN, modeling the power plane is essential for 
investigating signal and power integrity issues of PDN.  A power/ground plane pair can be represented 
as two-dimensional transmission lines connected to each other [5]. When we further model each 
transmission line using a distributed element model, the power plane becomes a lumped element 
rectangular grid.  The plane can be divided into many small unit cells as shown in (a).  
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Figure 3.1 Equivalent Circuit Model for Power Plane [8] 
 
  The size of each unit cell is typically smaller than one-tenth of the smallest wavelength being 
considered in the medium. In each unit cell, the capacitance and inductance can be computed as [5]: 
𝐶𝑢𝑐 = ℰ
𝑤2
𝑑
,      𝐿𝑢𝑐 = 𝜇𝑑                                                                 (3.1) 
  Since real power planes are made of imperfect conductors, we need to take the DC resistance and skin 
effect resistance into account. Complex permittivity can be used to model the substrate loss. 
𝑅𝑑𝑐 =
2
𝜎𝑡
,           𝑅𝑠𝑘𝑖𝑛 𝑒𝑓𝑓𝑒𝑐𝑡 = 2√
𝑗𝜔𝜇
𝜎
                                                       (3.2) 
𝐺 = 𝜔𝐶𝑢𝑐𝑡𝑎𝑛 𝛿                                                                         (3.3) 
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Table 3.1 provides an explanation for each of the variables used in equations 3.1-3.3 to extract the RLGC 
values. 
 
Table 3.1   Variable Definition 
Variable Representation 
𝑤 Width of a unit cell 
𝑑 Distance between the planes 
ℰ Permittivity of dielectric 
𝜇 Permittivity of free space 
𝑡 Thickness of the conductor 
𝜎 Conductivity of the conductors 
𝑡𝑎𝑛 𝛿 Loss tangent 
𝜔 Radian frequency 
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3.3 Transient Analysis of Power Plane 
 
 In order to observe the ground bounce of the power plane in time domain, a model for the power plane 
is simulated with LIM. This circuit model is a rectangular mesh network that consists of 10 nodes in each 
dimension as shown in Fig. 3.2. Parameters of the circuit model are listed in Table 3.2. A pulse current 
source is applied at Node 1 as shown in Fig 3.2.  
 
  
 
Figure 3.2 Equivalent Circuit Model for Power Plane  
 
 
 
 
19 
 
Table 3.2   Circuit Parameters 
R  0.1Ω 
L  329 pH 
C  20 pF 
G  0.02 S 
 
Table 3.3   Excitation Description 
Delay  2 ns 
Rise time  1 ns 
Fall time 1 ns 
Pulse Width  5 ns 
Magnitude  1 A 
 
 
Voltage at Node 1, Node 10, Node 91 and Node 100 as shown in Fig. 3.2 is recorded during the 
simulation and plotted in Fig. 3.3-3.6. 
 
 
Figure 3.3 Voltage at Node 1 
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Figure 3.4 Voltage at Node 10 
 
Figure 3.5 Voltage at Node 91 
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Figure 3.6 Voltage at Node 100 
 
  From these plots, we notice that the magnitude of voltage ripple at Node 1 can be as high as 2.7 V as 
compared to 0.7 V voltage ripple at Node 10 and Node 91. High voltage spike can lead to unwanted 
switching of the transistor or even damage to devices mounted on the power plane. This confirms the 
concern that a large amount of current being injected into a node of power plane can be problematic. 
The time domain responses for Node 10 and Node 91 are identical as Node 10 and Node 91 are 
symmetrical about the plane of current excitation.  
  
22 
 
CHAPTER 4 MONTE CARLO SIMULATION 
 
4.1 Motivation 
 
  Due to the precision of equipment for manufacturing, random variations in the characteristics of the 
device are inevitable. For example, surface roughness and fiber weave effect of actual PCB can cause 
perturbation in permittivity of dielectric between the signal traces and ground plane [10]. Resistivity of 
power plane could also vary with location and configuration. These variations will affect the signal 
propagation in the device. The impact of random variation of parameter on signal propagation can be 
studied with Monte Carlo simulation. 
 
4.2 Monte Carlo Simulation on Transmission Line 
 
  Instead of using constant values for each individual cell, in Monte Carlo simulation, we instantiate a 
large number of circuits whose parameters are generated randomly based on a defined distribution. In 
this example, we perform Monte Carlo on a distributed element model for a transmission line. We first 
randomly generated 10 different circuits that have the structure illustrated in Fig. 4.1.
 
 
Figure 4.1 Distributed Element Model for Transmission Line 
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  Each circuit consists of 50 cells, each of which is an L shape network with RLCG elements.  While values 
of L and G in each L network are set to the same, values of R and C are randomly generated based on a 
Gaussian distribution.  
The probability density function of a Gaussian distribution can be written as: 
𝑓(𝑢) =  
1
√2𝜋𝜎2
𝑒𝑥𝑝 (−
(𝑢 − 𝜇)2
2𝜎2
)                                                       (4.1) 
Details of the circuit parameters are in Table 4.1: 
Table 4.1   Circuit Parameters: 
R  𝜇 =  0.1𝛺, 𝜎 = 0.025𝛺 
L  32.9 𝑝𝐻 
C  𝜇 =  10 pF, 𝜎 = 2.5 pF  
G  0.02 𝑆 
 
  After generating the circuit, we run simulation on each circuit using LIM to see the variation in signal 
propagation. A trapezoidal-shaped current excitation is applied at one end of the transmission line and 
the load impedance is set to 50 Ω. 
Table 4.2   Excitation Description 
Location Node 1 
Type Trapezoidal pulse 
Delay  0.181 ns 
Rise time  9.1 ps 
Fall time 9.1 ps 
Pulse Width  0.453ns 
Magnitude  3.3 A 
Time Step 1.814 ps 
Number of Steps 1024 
 
  The voltages at node 1 and node 6 as shown in the Fig 4.1 for all circuits are recorded. In the following 
pages, Fig. 4.2 and Fig. 4.3 show voltage at Node 1 and Node 6 for 10 different instantiations. Figure 4.4 
and Fig. 4.5 show the average of voltage at Node 1 and Node 6 for these 10 instantiations. Figure 4.6 
and Fig. 4.7 show the standard deviation of voltage at Node 1 and Node 6 for these 10 instantiations.  
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  After running the Monte Carlo simulation, we run a deterministic simulation by setting all R to the 
mean of the Gaussian distribution for resistance and setting C to the mean of Gaussian distribution for 
capacitance. Figure 4.8 and Fig. 4.9 show the voltage at Node 1 and Node 6 obtained from the 
deterministic calculation. Figure 4.10 and Fig. 4.11 show the absolute difference between the average 
voltage and voltage from deterministic simulation at Node 1 and Node 6. 
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Figure 4.2 Voltage at Node 1 in 10 Independent Trials 
 
Figure 4.3 Voltage at Node 6 in 10 Independent Trials 
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Figure 4.4 Average Voltage at Node 1 
 
Figure 4.5 Average Voltage at Node 6 
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Figure 4.6 Standard Deviation at Node 1 in 10 independent trials 
 
Figure 4.7 Standard Deviations at Node 6 in 10 independent trials 
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Figure 4.8 Voltage at Node 1 from Deterministic Calculation 
 
Figure 4.9 Voltage at Node 6 from Deterministic Calculation 
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Figure 4.10 Absolute Difference between the Average and Deterministic at Node 1 
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Figure 4.11 Absolute Difference between the Average and Deterministic at Node 6 
  From the results, we can make some interesting observations. When taking the absolute difference 
between the voltage from deterministic simulation and the average voltage of 10 random instantiations 
with R and C values Gaussian distributed, the resulting curve also approximately shows a Gaussian 
pattern. This implies that the variation of R and C values might have a relation with the variation of the 
output signal. Since the circuit model that we use is a linear system, we might be able to move the 
randomness from the system to the input signal.   
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CHAPTER 5 CONCLUSIONS AND FUTURE WORK 
 
5.1 Conclusions 
 
  In this thesis, we have successfully demonstrated the accuracy of the Latency Insertion Method (LIM) 
and its many applications in signal integrity and power integrity analysis. Regarding the conditional 
stability issue related to LIM, I have investigated ADE-LIM to bypass the restriction on maximum step 
size. Although the numerical solution from ADE-LIM is only partially accurate, the steady state solution 
generated by ADE-LIM is very reliable. Based on this observation, we could potentially apply ADE-LIM to 
obtain the DC solution. By using larger time steps, we could obtain the DC solution faster than before. In 
addition, techniques of modeling power distribution networks have also been studied to ensure that the 
circuit model corresponds to an actual power plane. Furthermore, a novel investigation on Monte Carlo 
simulation has also been made to observe the effect of perturbation in circuit structure on the transient 
output.   
 
5.2 Future Work 
 
  There are many directions for future research. First, efforts have been made to recover transfer 
functions of systems using time domain input and output signals. However, more details such as 
passivity enforcement need to be taken care of during the process of transfer function extraction in 
order to ensure the result is accurate. Once the transfer function is properly recovered, we could move 
on to investigate the relationship between the randomness of the system and the signal. In addition, the 
current version of implementations of LIM and ADE-LIM is yet to be optimized to demonstrate the 
advantage in speed. For example, I could try to implement LIM with the help of a computational toolbox 
such as Sparse Matrices embedded in MATLAB. Furthermore, the frequency dependence of resistance 
has not been taken into account during the power plane simulation. This needs to be taken care of in 
future simulations to ensure the accuracy of the result. Moreover, I would like to investigate techniques 
to enable circuit structures that cannot now be fit into the LIM structure. By doing that, LIM could be 
applied in more general scenarios.  
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APPENDIX A. HSPICE NETLIST 
*This is a HSPICE Netlist for the circuit being simulated in this paper. 
*PDN 
*Inductors and Resistors 
*dmy# are the dummy nodes. Voltage at these nodes are not used to compare 
with LIM 
L1 1 dmy1 3.290000e-08 
R1 dmy1 2 1.000000e-01 
L2 2 dmy2 3.290000e-08 
R2 dmy2 3 1.000000e-01 
L3 1 dmy3 3.290000e-08 
R3 dmy3 4 1.000000e-01 
L4 2 dmy4 3.290000e-08 
R4 dmy4 5 1.000000e-01 
L5 3 dmy5 3.290000e-08 
R5 dmy5 6 1.000000e-01 
L6 4 dmy6 3.290000e-08 
R6 dmy6 5 1.000000e-01 
L7 5 dmy7 3.290000e-08 
R7 dmy7 6 1.000000e-01 
*Capacitors 
C1 1 0 1.000000e-11 
C2 2 0 1.000000e-11 
C3 3 0 1.000000e-11 
C4 4 0 1.000000e-11 
C5 5 0 1.000000e-11 
C6 6 0 1.000000e-11 
*Conductors 
Rg1 1 0 5.000000e+01 
Rg2 2 0 5.000000e+01 
Rg3 3 0 5.000000e+01 
Rg4 4 0 5.000000e+01 
Rg5 5 0 5.000000e+01 
Rg6 6 0 5.000000e+01 
*Current Source 
IIN 0 1 0 PULSE 0 3.3 5n 0.25n 0.25n 12.5n 25.5n 
*INGOLD: saves data in the format compatible with MATLAB; itl3:Enforce the 
minimum number of steps used in the simulation 
.OPTIONS INGOLD=2 itl3 = 1100 
*Specify the step size and total simulation time 
.TRAN 5p 50n 
*Print out the interested node voltage values 
.PRINT TRAN V(1) V(6) 
.END 
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APPENDIX B. LIM MATLAB SCRIPT 
x = 3; %Number of nodes in horizontal direction 
y = 2;  %Number of nodes in vertical direction 
N_node = x*y;   %Calculate total number of nodes 
N_branch = (x-1)*y + x*(y-1);   %Calculate total number of branches in the 
mesh 
nsteps = 601;  %Define number of steps to run 
  
%Define RLCG values 
R_val = 5; %unit: ohms 
L_val = 32.9e-9; %unit: H 
C_val = 10e-12; %unit: F 
G_val = 1/50; %unit: S 
  
%Define time step based on stability condition 
  
%I set this particular time step to make the example real. Let's say the 
%clock rate is 3.2GHz, then clock period should be 3.125e-10 S. In my 
%excitation setup, pulse width is 250 steps, rise time is 5 steps, so the 
%entire period should take 520 steps. This requires my dt to be 6.01e-13, 
%thus selecting the appropriate ratio for sqrt(LC) 
  
dt = 5e-11; 
  
%R and L are linked to branches, C and G are linked to nodes, all stored in 
1D array 
R = ones(1,N_branch)*R_val; 
L = ones(1,N_branch)*L_val; 
C = ones(1,N_node)*C_val; 
G = ones(1,N_node)*G_val; 
  
%Connectivity Matrix. Row represents Node, Column represents Branch  
M = zeros(N_node,N_branch);  
  
%Below is an algorithm that helps to find the two node indices associated 
with a certain branch 
%I don't think you need to figure out what exactly it means but I hope the 
%explanation helps. 
  
%I give the index of branch as follows, from left to right 
%  - - - - -    Count horizontal first  
% | | | | | |   Then vertical 
%  - - - - -    The last row is always horizontal  
%I count the index of node row by row, from left to right 
% * * * * * * 
% * * * * * * 
  
%When I loop through the branches, I group the following together: 
%  - - - - -      
% | | | | | |   
%I call each set of these: 'level' 
%To distinguish horizontal and vertical branches, I use the variable 'order' 
%To ensure uniformity, I define current flowing from left to right, top to 
%bottom as positive, and vice versa. 
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%calculate divider 
d = x - 1 + x; 
%loop through the branches 
for branch = 1:N_branch 
        %decide the level where the branch lies 
        level = floor(branch/d); 
        %decide which branch it is among the present level 
        order = mod(branch,d); 
        %horizontal branch 
         
        if order < x 
            %index of the node that the current comes out of  
            j_node = level*x + order; 
            %index of the node that the current goes in 
            if order == 0 
                k_node = (level+1)*x; 
            else 
                k_node = level*x + order + 1; 
            end 
        %vertical branch 
        else 
            %index of the node that the current comes out of  
            j_node = level*x + order - (x-1); 
            %index of the node that the current goes in 
            k_node = level*x + order + 1; 
        end 
        M(j_node,branch) = 1; 
        M(k_node,branch) = -1; 
end 
  
%Save V and I in the past and next  
V_new = zeros(1,N_node); 
V_old = zeros(1,N_node); 
  
I_new = zeros(1,N_branch); 
I_old = zeros(1,N_branch); 
  
%Because we don't have a voltage source, E is omitted 
  
%initializing the only current source 
H = zeros(1,nsteps); 
for n = 1:nsteps; 
    if(n>0 && n<=100) 
        H(1,n) = 0; 
    elseif(n>100 && n<=105) 
        H(1,n) = (3.3/5)*(n-101); 
    elseif(n>105 && n<=355) 
        H(1,n) = 3.3; 
    elseif(n>355 && n<=360) 
         H(1,n) = 3.3-(3.3/5)*(n-356); 
    elseif(n>360 && n<=610) 
         H(1,n) = 0; 
    elseif(n>610 && n<=615) 
         H(1,n) = (3.3/5)*(n-611); 
    elseif(n>615 && n<=865) 
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         H(1,n) = 3.3; 
    elseif(n>865 && n<=870) 
         H(1,n) = 3.3-(3.3/5)*(n-866); 
    else 
        H(1,n) = 0; 
    end 
end 
  
%specify the interested node 
V_1 = zeros(1,nsteps); 
V_6 = zeros(1,nsteps); 
 
%find + and - node indices 
FIND = linspace(1,N_node,N_node); 
  
for t = 1:nsteps 
  
    for i = 1:N_node 
        if i == 1       %assume only have 1 current source 
            V_new(1,i) = (1/(C(1,i)/dt + G(1,i)/2))*((C(1,i)/dt - G(1,i)/2)* 
V_old(1,i) + H(1,t) - M(i,:)*transpose(I_old)); 
        else 
            V_new(1,i) = (1/(C(1,i)/dt + G(1,i)/2))*((C(1,i)/dt - G(1,i)/2)* 
V_old(1,i) - M(i,:)* transpose(I_old)); 
        end 
    end 
     
    for i = 1:N_branch 
        %in this example voltage source is neglected to save memory 
        plus = FIND*floor(((M(:,i)+1)/2)); 
        minus = FIND*floor(abs((M(:,i)-1)/2)); 
        I_new(1,i) = (1/(L(1,i)/dt + R(1,i)/2))*((L(1,i)/dt - R(1,i)/2)* 
I_old(1,i) + V_new(1,plus)-V_new(1,minus)); 
    end 
     
    V_1(1,t) = V_new(1,1); 
    V_6(1,t) = V_new(1,6); 
    V_old = V_new; 
    I_old = I_new; 
end 
x_axis = linspace(0,dt*(nsteps-1),nsteps); 
 
figure  
plot(x_axis,V(1,:)); 
legend('LIM V_1') 
figure  
plot(x_axis,V(6,:)); 
legend('LIM V_6') 
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APPENDIX C. LIM C CODE 
#include <stdio.h> 
#include <stdlib.h> 
#include <math.h> 
#include <time.h> 
  
#define x (30) 
#define y (30) 
#define nsteps (1000) 
#define R_val (0.1) 
#define L_val (32.9* pow(10, -9)) 
#define C_val (pow(10, -11)) 
#define G_val (0.02) 
  
int N_node = x*y; 
int N_branch = (x-1)*y + x*(y-1); 
double dt = 50*pow(10,-12); 
  
int main() 
{     
double *R = malloc(N_branch*sizeof(double)); 
double *L = malloc(N_branch*sizeof(double)); 
double *C = malloc(N_node*sizeof(double)); 
double *G = malloc(N_node*sizeof(double)); 
  
realloc() 
int i = 0; 
  
for(i = 0; i < N_branch; i++){ 
    R[i] = R_val; 
    L[i] = L_val; 
} 
  
for(i = 0; i < N_node; i++){ 
    C[i] = C_val; 
    G[i] = G_val; 
} 
  
int **M; 
M = malloc(N_node * sizeof(int*)); 
for (i = 0; i < N_branch; i++) { 
    M[i] = malloc(N_branch * sizeof(int)); 
} 
  
int d = x - 1 + x; 
  
int branch = 1; 
for(branch = 1; branch < N_branch+1; branch++){ 
    int level = (branch - branch%d)/d; 
    int order = branch%d; 
    int j_node; 
    int k_node; 
    if(order < x){ 
        j_node = level*x + order; 
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        if (order == 0) 
            k_node = (level+1)*x; 
        else 
            k_node = (level*x) + order + 1; 
    } 
    else{ 
        j_node = level*x + order - (x-1); 
        k_node = level*x + order + 1; 
    }            
    M[j_node-1][branch-1] = 1; 
    M[k_node-1][branch-1] = -1; 
} 
  
double *V_new = malloc(N_node*sizeof(double)); 
double *V_old = malloc(N_node*sizeof(double)); 
  
double *I_new = malloc(N_branch*sizeof(double)); 
double *I_old = malloc(N_branch*sizeof(double)); 
  
double *H = malloc(nsteps*sizeof(double)); 
int n = 0; 
for(n = 0; n<nsteps; n++){ 
    if(n >= 0 && n < 100) 
        H[n] = 0; 
    else if(n >= 100 && n < 105) 
        H[n] = (3.3/5)*(n-100); 
    else if(n >= 105 && n < 355) 
        H[n] = 3.3; 
    else if(n >= 355 && n < 360) 
        H[n] = 3.3 - (3.3/5)*(n-355); 
    else if(n >= 360 && n < 610) 
        H[n] = 0; 
    else if(n >= 610 && n < 615) 
        H[n] = (3.3/5)*(n-610); 
    else if(n >= 615 && n < 865) 
        H[n] = 3.3; 
    else if(n >= 865 && n < 870) 
        H[n] = 3.3 - (3.3/5)*(n - 865); 
    else  
        H[n] = 0; 
    } 
     
double *V_1 = malloc(nsteps*sizeof(double)); 
double *V_4 = malloc(nsteps*sizeof(double)); 
  
    clock_t timer; 
    timer = clock();      
int t; 
int j; 
for(t = 0; t < nsteps; t++){ 
    for(i = 0; i < N_node; i++){ 
        j = 0; 
        double sum_I = 0; 
        for(j = 0; j < N_branch; j++){ 
            if(M[i][j] == 1) 
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                sum_I = sum_I+I_old[j]; 
            else if(M[i][j] == -1) 
                sum_I = sum_I-I_old[j]; 
        }        
        if(i == 1) 
            V_new[i] = (1/(C[i]/dt + G[i]/2))*((C[i]/dt - 
G[i]/2)*V_old[i]+H[t]-sum_I); 
        else 
            V_new[i] = (1/(C[i]/dt + G[i]/2))*((C[i]/dt - G[i]/2)*V_old[i]-
sum_I); 
    } 
    for(i = 0; i < N_branch; i++){ 
        j = 0; 
        int plus = 0; 
        int minus = 0; 
        for(j = 0; j < N_node; j++){ 
            if(M[j][i] == 1) 
                plus = j; 
            else if(M[j][i] == -1) 
                minus = j; 
        } 
        I_new[i] = (1/(L[i]/dt + R[i]/2))*((L[i]/dt-
R[i]/2)*I_old[i]+V_new[plus]-V_new[minus]); 
    } 
    V_1[t] = V_new[1]; 
    V_4[t] = V_new[4]; 
     
    V_old = V_new; 
    I_old = I_new;       
} 
    timer = clock() - timer; 
    printf ("It took me %d clicks (%f 
seconds).\n",timer,((float)timer)/CLOCKS_PER_SEC); 
         
    FILE * out; 
    out = fopen ("out.csv", "w");    
    for(n = 0; n < nsteps; n++){ 
        fprintf(out, "%10.8f\n", V_1[n]); 
    } 
    fclose(out); 
    free(R); 
    free(L); 
    free(C); 
    free(G); 
  
    for (i = 0; i < N_node; i++) { 
        free(M[i]); 
    } 
        free(M); 
         
    free(V_new); 
    free(V_old); 
    free(I_new); 
    free(I_old); 
    return 0; 
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APPENDIX D. ADE-LIM MATLAB SCRIPT 
x = 3; 
y = 2; 
Nd = x*y; 
Br = (x-1)*y + x*(y-1); 
M = zeros(Nd,Br);  
%calculate divider 
d = x - 1 + x; 
%loop through the branches 
for branch = 1:Br 
        %decide the level where the branch lies 
        level = floor(branch/d); 
        %decide which branch it is among the present level 
        order = mod(branch,d); 
        %horizontal branch 
         
        if order < x 
            %index of the node that the current comes out of  
            j_node = level*x + order; 
            %index of the node that the current goes in 
            if order == 0 
                k_node = (level+1)*x; 
            else 
                k_node = level*x + order + 1; 
            end 
        %vertical branch 
        else 
            %index of the node that the current comes out of  
            j_node = level*x + order - (x-1); 
            %index of the node that the current goes in 
            k_node = level*x + order + 1; 
        end 
        M(j_node,branch) = 1; 
        M(k_node,branch) = -1; 
end 
  
fake_L = 32.9e-9; 
fake_C = 10e-12; 
t_max = 5e-11; 
nsteps = 601; 
  
V = zeros(Nd,nsteps); 
H = zeros(Nd,nsteps); 
I = zeros(Br,nsteps); 
E = zeros(Br,nsteps); 
  
R = ones(1,Br)*5; 
L = ones(1,Br)*fake_L; 
C = ones(1,Nd)*fake_C; 
G = ones(1,Nd)*(1/50); 
  
Mp = zeros(Nd,Br); 
Mn = zeros(Nd,Br); 
for n = 1:Br; 
     for m = 1:Nd; 
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         if(M(m,n)>0) 
             Mp(m,n) = M(m,n); 
         else 
             Mn(m,n) = M(m,n); 
         end 
     end 
end 
  
%source 
for n = 1:nsteps; 
    if(n>0 && n<=100) 
        H(1,n) = 0; 
    elseif(n>100 && n<=105) 
        H(1,n) = (3.3/5)*(n-101); 
    elseif(n>105 && n<=355) 
        H(1,n) = 3.3; 
    elseif(n>355 && n<=360) 
         H(1,n) = 3.3-(3.3/5)*(n-356); 
    elseif(n>360 && n<=610) 
         H(1,n) = 0; 
    elseif(n>610 && n<=615) 
         H(1,n) = (3.3/5)*(n-611); 
    elseif(n>615 && n<=865) 
         H(1,n) = 3.3; 
    elseif(n>865 && n<=870) 
         H(1,n) = 3.3-(3.3/5)*(n-866); 
    else 
        H(1,n) = 0; 
    end 
end 
  
Pp = (1/t_max)*diag(C) + diag(G); 
  
Pn = (1/t_max)*diag(C); 
  
Qp = (1/t_max)*diag(L) + diag(R); 
  
Qn = (1/t_max)*diag(L); 
  
  
P1 = [Pp + (Mn/Qp)*transpose(M), zeros(Nd,Br); 
      -transpose(M) , Qp]; 
   
P2 = [Pn, (-Mn/Qp)*Qn-Mp; 
      zeros(Br,Nd)    , Qn]; 
  
P3 = [eye(Nd,Nd), (-Mn/Qp); 
      zeros(Br,Nd), eye(Br,Br)]; 
  
N1 = [Pp + (Mp/Qp)*transpose(M), zeros(Nd,Br); 
      -transpose(M), Qp]; 
   
N2 = [Pn, (-Mp/Qp)*Qn; 
      zeros(Br,Nd), Qn]; 
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N3 = [eye(Nd,Nd), -Mp/Qp; 
      zeros(Br,Nd), eye(Br,Br)]; 
  
N4 = [zeros(Nd,Nd), -Mn; 
      zeros(Br,Nd), zeros(Br,Br)]; 
  
xp = zeros(Nd+Br,1); 
xn = zeros(Nd+Br,1); 
  
x = [V; 
    I]; 
  
b = [H; 
    E]; 
  
for n = 1:nsteps-1; 
%positive 
xp = P1\(P2*x(:,n) + P3*b(:,n+1)); 
  
Vp = xp(1:Nd,1); 
  
Ip = Qp\(transpose(M)*Vp+Qn*I(:,n)+E(:,n+1)); 
  
xp = [Vp; 
      Ip]; 
%negative 
xn = N1\(N2*x(:,n) + N3*b(:,n+1) + N4*xp); 
  
Vn = xn(1:Nd,1); 
  
In = Qp\(transpose(M)*Vn+Qn*I(:,n)+E(:,n+1)); 
  
V(:,n+1) = Vn; 
I(:,n+1) = In; 
  
x(:,n+1) = [Vn; 
            In]; 
end 
  
Vnode = load('node1.csv'); 
x_axis = linspace(0,t_max*(nsteps-1),nsteps); 
figure  
plot(x_axis,V(1,:),'-.',x_axis,V_1,'--'); 
hold on 
plot(Vnode(:,1),Vnode(:,2)); 
xlim([0, 3e-8]); 
xlabel('Time/s'); 
ylabel('Voltage/V'); 
legend('ADE-LIM','LIM','Keysight ADS'); 
title('Comparison of Transient Solution') 
 
